FM10K/rrc-open-firmware
FM10K/rrc-open-firmware
1
0
Fork 0
Code Issues Pull requests Releases Activity

change comments on config.asm
All checks were successful
continuous-integration/drone/push Build is passing
Details

Browse source
This commit is contained in:
DataHoarder 2021-08-03 02:10:56 +02:00
parent 12019278b7
commit 76938b3319
1 changed files with 15 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

30
config.asm
View file

@ -1,9 +1,9 @@
; File used to declare configuration to be placed on the firmware image
; Defaults to values found on Silicom PE3100G2DQiRM-QX4 card, as an example
;; File used to declare configuration to be placed on the firmware image
;; Defaults to values found on Silicom PE3100G2DQiRM-QX4 card, as an example
.constant platform_firmware_versionNumber 0x0222 ; Define version reported back on register. 0x0222 = same as rrcBig_02.22
.constant platform_firmware_versionNumber 0x0222 ;; Define version reported back on register. 0x0222 = same as rrcBig_02.22
.constant bootCfg_GPIO_PIN14_DRIVE 0 ; Unknown use
.constant bootCfg_GPIO_PIN14_DRIVE 0 ;; Unknown use
.constant bootCfg_spiTransferMode 0
.constant bootCfg_spiTransferSpeed 7
@ -13,10 +13,10 @@
.constant bootCfg_clkMonTolerance 0x000f000a
.constant bootCfg_clkMonDeadline 0x000a03e8
.constant bootCfg_pcieClkCtrl 0x492550f0 ; PCIE_CLK_CTRL Enable, OutMuxSel, Mode
.constant bootCfg_pcieClkCtrl2 0x0f ; PCIE_CLK_CTRL_2 XclkTerm
.constant bootCfg_pcieClkCtrl 0x492550f0 ;; PCIE_CLK_CTRL Enable, OutMuxSel, Mode
.constant bootCfg_pcieClkCtrl2 0x0f ;; PCIE_CLK_CTRL_2 XclkTerm
; Picks between DEVICE_CFG.SystimeClockSource values. 0 = PCIE_REFCLK, 1 = IEEE1588_REFCLK
;; Picks between DEVICE_CFG.SystimeClockSource values. 0 = PCIE_REFCLK, 1 = IEEE1588_REFCLK
.constant bootCfg_systimeClockSource 0
.constant bootCfg_enableSwitchRdySignal 0
@ -34,7 +34,7 @@
.constant bootCfg_pep7_enable 0
.constant bootCfg_pep8_enable 0
; Picks between 0 = 8x8x, 1 = 4x4x4x4x
;; Picks between 0 = 8x8x, 1 = 4x4x4x4x
.constant bootCfg_pep0_mode 0
.constant bootCfg_pep2_mode 0
.constant bootCfg_pep4_mode 0
@ -80,7 +80,7 @@
.constant bootCfg_pep7_ASPMEnable 0
.constant bootCfg_pep8_ASPMEnable 0
.constant bootCfg_pep0_vendorId 0x8086 ; Intel Corporation
.constant bootCfg_pep0_vendorId 0x8086 ;; Intel Corporation
.constant bootCfg_pep1_vendorId 0x8086
.constant bootCfg_pep2_vendorId 0x8086
.constant bootCfg_pep3_vendorId 0x8086
@ -90,7 +90,7 @@
.constant bootCfg_pep7_vendorId 0x8086
.constant bootCfg_pep8_vendorId 0x8086
.constant bootCfg_pep0_deviceId 0x15A4 ; Ethernet Switch FM10000 Host Interface
.constant bootCfg_pep0_deviceId 0x15A4 ;; Ethernet Switch FM10000 Host Interface
.constant bootCfg_pep1_deviceId 0x15A4
.constant bootCfg_pep2_deviceId 0x15A4
.constant bootCfg_pep3_deviceId 0x15A4
@ -134,8 +134,8 @@
.constant bootCfg_pep7_vpd, bootCfg_pep_vpd_base, 0x37025056, 0x01565200, 0x000078b8
.constant bootCfg_pep8_vpd, bootCfg_pep_vpd_base, 0x38025056, 0x01565200, 0x000078b7
; Custom macs are composed of two 32-bit values, reversed
.constant bootCfg_customMac0 0xff000000, 0x000000ff ; Corresponds to 00:00:00:FF:FF:00:00:00
.constant bootCfg_customMac1 0xff000000, 0x000000ff ; Corresponds to 00:00:00:FF:FF:00:00:00
.constant bootCfg_customMac2 0xff000000, 0x000000ff ; Corresponds to 00:00:00:FF:FF:00:00:00
.constant bootCfg_customMac3 0xff000000, 0x000000ff ; Corresponds to 00:00:00:FF:FF:00:00:00
;; Custom macs are composed of two 32-bit values, reversed
.constant bootCfg_customMac0 0xff000000, 0x000000ff ;; Corresponds to 00:00:00:FF:FF:00:00:00
.constant bootCfg_customMac1 0xff000000, 0x000000ff ;; Corresponds to 00:00:00:FF:FF:00:00:00
.constant bootCfg_customMac2 0xff000000, 0x000000ff ;; Corresponds to 00:00:00:FF:FF:00:00:00
.constant bootCfg_customMac3 0xff000000, 0x000000ff ;; Corresponds to 00:00:00:FF:FF:00:00:00