This website requires JavaScript.
fe5e6906bc
Added PEP host interrupt handling (WIP)
master
DataHoarder
2021-08-06 01:36:53 +0200
fe66152b36
Bump rrcc to support INIT
DataHoarder
2021-08-05 16:31:05 +0200
48594244c4
Update to rrcc v0.3.0
DataHoarder
2021-08-04 01:54:15 +0200
a938fcda22
use api_BSM_STATUS registered constants instead of hardcoded hex
DataHoarder
2021-08-03 23:58:47 +0200
cd76a9590a
Use new bitfield entries everywhere, bump rrcc
DataHoarder
2021-08-03 23:10:13 +0200
c4f150966e
Bump rrcc for bugfixes and .bitfield usage, example on init_PCIE_setClockOutDiv
DataHoarder
2021-08-03 19:35:24 +0200
d6f53c13f0
Use shortened RET RRET syntax, added SBus_PCIE_Command shifts
DataHoarder
2021-08-03 03:55:57 +0200
c5c13ce627
Better BSM_ARGS interrupt setup, use shift offset in clocking, clarify comments
DataHoarder
2021-08-03 03:26:55 +0200
3ade69dd4a
Use shift offsets for entrypoint SET bitfields
DataHoarder
2021-08-03 03:01:19 +0200
36c67c879c
Use shift offset, fix interrupt offsets
DataHoarder
2021-08-03 02:54:47 +0200
6b825704d8
bump rrcc, fix P3 parameter on execute_SBus_PCIE_Command, use shift offset for read/write commands
DataHoarder
2021-08-03 02:41:16 +0200
76938b3319
change comments on config.asm
DataHoarder
2021-08-03 02:10:56 +0200
12019278b7
bump rrcc to include DocComment support, remove most license headers from being embedded (but leave the necessary ones)
DataHoarder
2021-08-03 02:07:51 +0200
9fd2df1ce4
bump rrcc to include new debug symbol support
DataHoarder
2021-08-03 01:38:39 +0200
18c5d31cc2
WIP: interrupt handling, use PUSH / new stack system
DataHoarder
2021-08-03 00:11:17 +0200
cd97cfff81
Bump rrc-as to v0.2.0
DataHoarder
2021-08-03 00:09:49 +0200
03c490b1f8
WIP: Implement all base initialization, interrupt_handler left to bring up each PEP as it resets
DataHoarder
2021-01-05 12:24:31 +0100
cdcc8f9071
bump rrcc to apply FASTCALL fix
DataHoarder
2021-01-04 17:09:52 +0100
c99d942f3e
Add further config values, set spi values for rrcc to use
DataHoarder
2021-01-04 08:21:58 +0100
0cba86062a
fix init_PCIE_EACH_SERDES_SPICO ending Enhanced debuggability of assembly and parsing errors
DataHoarder
2021-01-04 05:59:44 +0100
eefee10ef3
Improved init_PCIE_EACH_SERDES_SPICO to do full init in a single loop
DataHoarder
2021-01-04 05:55:22 +0100
7cd116b2c8
Add license notice for binary blobs
DataHoarder
2021-01-03 13:12:06 +0100
30dce4171c
Added further documentation from datasheet, fixed typos
DataHoarder
2021-01-03 11:57:18 +0100
1837e8767a
WIP: added unhardcoded setClockOutDiv FASTCALL, init_PCIE_EACH_SERDES_SPICO loop
DataHoarder
2021-01-03 10:29:12 +0100
ff27bfe764
WIP: further implement init process, add PCIE SPICO / SerDes init
DataHoarder
2021-01-03 09:19:51 +0100
6f91e3e7c4
Bump rrcc to fix FASTCALL and RET, added init_setPciePEPEnabled
DataHoarder
2021-01-03 05:32:58 +0100
ec4ea001b4
Bump rrcc to include offset registers to access stack
DataHoarder
2021-01-03 04:56:32 +0100
d454455c48
Bump rrcc to include fix
DataHoarder
2021-01-02 15:58:23 +0100
3d64f2328e
WIP: Firmware platform, updated rrcc version
DataHoarder
2021-01-02 15:46:37 +0100
c56536f3e9
Add g++ to drone build
DataHoarder
2021-01-02 12:06:45 +0100
66e8b9cdd9
Init submodules on clone
DataHoarder
2021-01-02 12:05:09 +0100
688fdd14bb
Initial project barebones structure
DataHoarder
2021-01-02 12:01:52 +0100